

### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{DS(ON)}$  and fast switching speed.

### Features

- V<sub>DS</sub> = 30V
- $R_{DS(ON)}$  (at  $V_{GS} = 10V$ ) < 3.9m $\Omega$
- $R_{DS(ON)}$  (at  $V_{GS} = 4.5V$ ) < 4.4m $\Omega$
- High performance trench technology for extremely low RDS(ON)
- Low gate charge
- High power and current handling capability

## Applications

DC/DC converters



1.G 2.D 3.S TO-252(DPAK) top view



Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain to Source Voltage	30	V
V <sub>GS</sub>	Gate to Source Voltage	±20	V
	Drain Current		
ID	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 10V) (Note 1)	160	А
	Continuous (T <sub>C</sub> = 25°C, V <sub>GS</sub> = 4.5V) (Note 1)	150	А
	Continuous ( $T_{amb} = 25^{\circ}C$ , $V_{GS} = 10V$ , with $R_{\theta JA} = 52^{\circ}C/W$ )	21	Α
	Pulsed	Figure 4	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (Note 2)	690	mJ
Р	Power dissipation	160	W
P <sub>D</sub>	Derate above 25°C	1.07	W/ºC
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to 175	°C

## MOSFET Maximum Ratings Tc = 25°C unless otherwise noted

## **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance Junction to Case TO-252, TO-251	0.94	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance Junction to Ambient TO-252, TO-251	100	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance Junction to Ambient TO-252, 1in <sup>2</sup> copper pad area	52	°C/W



Symbol	Parameter	Test Conditions	Min	Тур	Max	Units	
B <sub>VDSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V	
Inco	Zana Oata Maltana Dasia Ourrant	$V_{DS} = 24V$			1	۵	
DSS	Zero Gate Voltage Drain Current	$V_{GS} = 0V \qquad T_{C} = 150^{\circ}C$			250	μΑ	
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 V$			±100	nA	
V <sub>GS(TH)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.7	2.5	V	
R <sub>DS(ON)</sub>	Drain to Source On Resistance	I <sub>D</sub> = 35A, V <sub>GS</sub> = 10V		3.2	3.9		
		I <sub>D</sub> = 35A, V <sub>GS</sub> = 4.5V		36	4.4	mΩ	
C <sub>ISS</sub>	Input Capacitance			5160		рF	
C <sub>OSS</sub>	Output Capacitance	$-V_{DS} = 15V, V_{GS} = 0V,$ f - 1MHz		990		pF	
C <sub>RSS</sub>	Reverse Transfer Capacitance			590		pF	
R <sub>G</sub>	Gate Resistance	$V_{GS} = 0.5V, f = 1MHz$		2.1		Ω	
Q <sub>g(TOT)</sub>	Total Gate Charge at 10V	V <sub>GS</sub> = 0V to 10V		91	118	nC	
Q <sub>g(5)</sub>	Total Gate Charge at 5V	$V_{GS} = 0V \text{ to } 5V$		48	62	nC	
Q <sub>g(TH)</sub>	Threshold Gate Charge	$V_{GS} = 0V \text{ to } 1V$ $V_{DD} = 15V$		5	6.5	nC	
Q <sub>gs</sub>	Gate to Source Gate Charge	$I_{B} = 33 \Lambda$ $I_{a} = 1.0 \text{mA}$		14		nC	
Q <sub>gs2</sub>	Gate Charge Threshold to Plateau	y -		9		nC	
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			18		nC	
t <sub>ON</sub>	Turn-On Time				139	ns	
t <sub>d(ON)</sub>	Turn-On Delay Time			9		ns	
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 15V, I <sub>D</sub> = 35A		83		ns	
t <sub>d(OFF)</sub>	Turn-Off Delay Time	$V_{GS} = 10V, R_{GS} = 3.3\Omega$		83		ns	
t <sub>f</sub>	Fall Time	1		42		ns	
t <sub>OFF</sub>	Turn-Off Time	7			189	ns	
	Source to Drain Diade Voltage	I <sub>SD</sub> = 35A			1.25	V	
V SD	Source to Drain Diode Voltage	I <sub>SD</sub> = 15A			1.0	V	
t <sub>rr</sub>	Reverse Recovery Time	$I_{SD} = 35A, dI_{SD}/dt = 100A/\mu s$			37	ns	
Q <sub>RR</sub>	Reverse Recovered Charge	$I_{SD} = 35A, dI_{SD}/dt = 100A/\mu s$			21	nC	

## Electrical Characteristics T<sub>C</sub> = 25°C unless otherwise noted

Notes:

1: Package current limitation is 35A.

# <u>UMW</u>® ® ® @ **&**

# FDD8870 30V N-Channel MOSFET



## **Typical Characteristics** $T_{C} = 25^{\circ}C$ unless otherwise noted



Figure 1. Normalized Power Dissipation vs Case Temperature

Figure 2. Maximum Continuous Drain Current vs Case Temperature



Figure 3. Normalized Maximum Transient Thermal Impedance









## Typical Characteristics $T_C = 25^{\circ}C$ unless otherwise noted





NOTE: Refer to Fairchild Application Notes AN7514 and AN7515 Figure 6. Unclamped Inductive Switching Capability



Figure 7. Transfer Characteristics



Figure 9. Drain to Source On Resistance vs Gate Voltage and Drain Current



Figure 8. Saturation Characteristics



Figure 10. Normalized Drain to Source On Resistance vs Junction Temperature

# 



## Typical Characteristics T<sub>C</sub> = 25°C unless otherwise noted

Figure 11. Normalized Gate Threshold Voltage vs Junction Temperature



Figure 13. Capacitance vs Drain to Source Voltage



Figure 12. Normalized Drain to Source Breakdown Voltage vs Junction Temperature



Figure 14. Gate Charge Waveforms for Constant Gate Current



## **Test Circuits and Waveforms**



#### Figure 15. Unclamped Energy Test Circuit



Figure 17. Gate Charge Test Circuit

V<sub>DS</sub>







Figure 18. Gate Charge Waveforms



Figure 20. Switching Time Waveforms



Figure 19. Switching Time Test Circuit



#### Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (°C), and thermal resistance  $R_{\theta JA}$  (°C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $P_{DM}$  is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Figure 21 defines the  $R_{\theta JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ.2)

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)

Area in Centimeters Squared



7



# Package Mechanical

Data TO-252

C2



E1



	Dimensions					
Ref.	Millimeters				Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
A	2.10		2.50	0.083		0.098
A2	0		0.10	0		0.004
В	0.66		0.86	0.026		0.034
B2	5.18		5.48	0.202		0.216
С	0.40		0.60	0.016		0.024
C2	0.44		0.58	0.017		0.023
D	5.90		6.30	0.232		0.248
D1	5.30REF			0.209REF		
E	6.40		6.80	0.252		0.268
E1	4.63			0.182		
G	4.47		4.67	0.176		0.184
н	9.50		10.70	0.374		0.421
L	1.09		1.21	0.043		0.048
L2	1.35		1.65	0.053		0.065
V1		7°			7°	
V2	0°		6°	0°		6°

Marking



# Ordering information

Order code	Package	Baseqty	Deliverymode
UMW FDD8870	TO-252	2500	Tape and reel